Вход в систему
Инструкция по поиску

Детальная информация

Название MODERN COMPUTER ARCHITECTURE AND ORGANIZATION: learn x86, arm, and risc-v architectures and... the design of smartphones, pcs, and cloud servers.
Авторы LEDIN JIM.
Выходные сведения [S.l.]: PACKT PUBLISHING LIMITED, 2022
Коллекция Электронные книги зарубежных издательств ; Общая коллекция
Тематика Computer organization. ; Computer architecture. ; EBSCO eBooks
Тип документа Другой
Тип файла PDF
Язык Английский
Права доступа Доступ по паролю из сети Интернет (чтение, печать, копирование)
Ключ записи on1314051533
Дата создания записи 05.05.2022

Разрешенные действия

pdf/3274756.pdf –
Действие 'Прочитать' будет доступно, если вы выполните вход в систему или будете работать с сайтом на компьютере в другой сети Действие 'Загрузить' будет доступно, если вы выполните вход в систему или будете работать с сайтом на компьютере в другой сети
epub/3274756.epub –
Действие 'Загрузить' будет доступно, если вы выполните вход в систему или будете работать с сайтом на компьютере в другой сети
Группа Анонимные пользователи
Сеть Интернет
Место доступа Группа пользователей Действие
Локальная сеть ИБК СПбПУ Все
Прочитать Печать Загрузить
Интернет Авторизованные пользователи СПбПУ
Прочитать Печать Загрузить
Интернет Анонимные пользователи
  • Cover
  • Copyright
  • Contributors
  • Table of Contents
  • Preface
  • Chapter 1: Introducing Computer Architecture
    • Technical requirements
    • The evolution of automated computing devices
      • Charles Babbage’s Analytical Engine
      • ENIAC
      • IBM PC
        • The Intel 8088 microprocessor
        • The Intel 80286 and 80386 microprocessors
      • The iPhone
    • Moore’s law
    • Computer architecture
      • Representing numbers with voltage levels
      • Binary and hexadecimal numbers
      • The 6502 microprocessor
      • The 6502 instruction set
    • Summary
    • Exercises
  • Chapter 2: Digital Logic
    • Technical requirements
    • Electrical circuits
    • The transistor
    • Logic gates
    • Latches
    • Flip-flops
    • Registers
    • Adders
      • Propagation delay
    • Clocking
    • Sequential logic
    • Hardware description languages
      • VHDL
    • Summary
    • Exercises
  • Chapter 3: Processor Elements
    • Technical requirements
    • A simple processor
      • Control unit
        • Executing an instruction – a simple example
      • Arithmetic logic unit
      • Registers
    • The instruction set
    • Addressing modes
      • Immediate addressing mode
      • Absolute addressing mode
      • Absolute indexed addressing mode
      • Indirect indexed addressing mode
    • Instruction categories
      • Memory load and store instructions
      • Register-to-register data transfer instructions
      • Stack instructions
      • Arithmetic instructions
      • Logical instructions
      • Branching instructions
      • Subroutine call and return instructions
      • Processor flag instructions
      • Interrupt-related instructions
      • No operation instruction
    • Interrupt processing
      •  processing
      •  processing
      • BRK instruction processing
    • Input/output operations
      • Programmed I/O
      • Interrupt-driven I/O
      • Direct memory access
    • Summary
    • Exercises
  • Chapter 4: Computer System Components
    • Technical requirements
    • Memory subsystem
    • Introducing the MOSFET
    • Constructing DRAM circuits with MOSFETs
      • The capacitor
      • The DRAM bit cell
      • DDR5 SDRAM
      • Graphics DDR
      • Prefetching
    • I/O subsystem
      • Parallel and serial data buses
      • PCI Express
      • SATA
      • M.2
      • USB
      • Thunderbolt
    • Graphics displays
      • VGA
      • DVI
      • HDMI
      • DisplayPort
    • Network interface
      • Ethernet
      • Wi-Fi
    • Keyboard and mouse
      • Keyboard
      • Mouse
    • Modern computer system specifications
    • Summary
    • Exercises
  • Chapter 5: Hardware-Software Interface
    • Technical requirements
    • Device drivers
      • The parallel port
      • PCIe device drivers
      • Device driver structure
    • BIOS
      • UEFI
    • The boot process
      • BIOS boot
      • UEFI boot
      • Trusted boot
      • Embedded devices
    • Operating systems
    • Processes and threads
      • Scheduling algorithms and process priority
    • Multiprocessing
    • Summary
    • Exercises
  • Chapter 6: Specialized Computing Domains
    • Technical requirements
    • Real-time computing
      • Real-time operating systems
    • Digital signal processing
      • ADCs and DACs
      • DSP hardware features
      • Signal processing algorithms
        • Convolution
        • Digital filtering
        • Fast Fourier transform (FFT)
    • GPU processing
      • GPUs as data processors
        • Big data
        • Deep learning
    • Examples of specialized architectures
    • Summary
    • Exercises
  • Chapter 7: Processor and Memory Architectures
    • Technical requirements
    • The von Neumann, Harvard, and modified Harvard architectures
      • The von Neumann architecture
      • The Harvard architecture
      • The modified Harvard architecture
    • Physical and virtual memory
      • Paged virtual memory
      • Page status bits
      • Memory pools
    • Memory management unit
    • Summary
    • Exercises
  • Chapter 8: Performance-Enhancing Techniques
    • Technical requirements
    • Cache memory
      • Multilevel processor caches
      • Static RAM
      • Level 1 cache
      • Direct-mapped cache
      • Set associative cache
      • Processor cache write policies
      • Level 2 and level 3 processor caches
      • Superpipelining
      • Pipeline hazards
      • Micro-operations and register renaming
      • Conditional branches
    • Simultaneous multithreading
    • SIMD processing
    • Summary
    • Exercises
  • Chapter 9: Specialized Processor Extensions
    • Technical requirements
    • Privileged processor modes
      • Handling interrupts and exceptions
      • Protection rings
      • Supervisor mode and user mode
      • System calls
    • Floating-point arithmetic
      • The 8087 floating-point coprocessor
      • The IEEE 754 floating-point standard
    • Power management
      • Dynamic voltage frequency scaling
    • System security management
      • Trusted Platform Module
      • Thwarting cyberattackers
    • Summary
    • Exercises
  • Chapter 10: Modern Processor Architectures and Instruction Sets
    • Technical requirements
    • x86 architecture and instruction set
      • The x86 register set
      • x86 addressing modes
        • Implied addressing
        • Register addressing
        • Immediate addressing
        • Direct memory addressing
        • Register indirect addressing
        • Indexed addressing
        • Based indexed addressing
        • Based indexed addressing with scaling
      • x86 instruction categories
        • Data movement
        • Stack manipulation
        • Arithmetic and logic
        • Conversions
        • Control flow
        • String manipulation
        • Flag manipulation
        • Input/output
        • Protected mode
        • Miscellaneous instructions
        • Other instruction categories
        • Common instruction patterns
      • x86 instruction formats
      • x86 assembly language
    • x64 architecture and instruction set
      • The x64 register set
      • x64 instruction categories and formats
      • x64 assembly language
    • 32-bit ARM architecture and instruction set
      • The ARM register set
      • ARM addressing modes
        • Immediate
        • Register direct
        • Register indirect
        • Register indirect with offset
        • Register indirect with offset, pre-incremented
        • Register indirect with offset, post-incremented
        • Double register indirect
        • Double register indirect with scaling
      • ARM instruction categories
        • Load/store
        • Stack manipulation
        • Register movement
        • Arithmetic and logic
        • Comparisons
        • Control flow
        • Supervisor mode
        • Breakpoint
        • Conditional execution
        • Other instruction categories
      • 32-bit ARM assembly language
    • 64-bit ARM architecture and instruction set
      • 64-bit ARM assembly language
    • Summary
    • Exercises
  • Chapter 11: The RISC-V Architecture and Instruction Set
    • Technical requirements
    • The RISC-V architecture and applications
    • The RISC-V base instruction set
      • Computational instructions
      • Control flow instructions
      • Memory access instructions
      • System instructions
      • Pseudo-instructions
      • Privilege levels
    • RISC-V extensions
      • The M extension
      • The A extension
      • The C extension
      • The F and D extensions
      • Other extensions
    • RISC-V variants
    • 64-bit RISC-V
    • Standard RISC-V configurations
    • RISC-V assembly language
    • Implementing RISC-V in an FPGA
    • Summary
    • Exercises
  • Chapter 12: Processor Virtualization
    • Technical requirements
    • Introducing virtualization
      • Types of virtualization
        • Operating system virtualization
        • Application virtualization
        • Network virtualization
        • Storage virtualization
      • Categories of processor virtualization
        • Trap-and-emulate virtualization
        • Paravirtualization
        • Binary translation
        • Hardware emulation
    • Virtualization challenges
      • Unsafe instructions
      • Shadow page tables
      • Security
    • Virtualizing modern processors
      • x86 processor virtualization
        • x86 hardware virtualization
      • ARM processor virtualization
      • RISC-V processor virtualization
    • Virtualization tools
      • VirtualBox
      • VMware Workstation
      • VMware ESXi
      • KVM
      • Xen
      • QEMU
    • Virtualization and cloud computing
      • Electrical power consumption
    • Summary
    • Exercises
  • Chapter 13: Domain-Specific Computer Architectures
    • Technical requirements
    • Architecting computer systems to meet unique requirements
    • Smartphone architecture
      • iPhone 13 Pro Max
    • Personal computer architecture
      • Alienware Aurora Ryzen Edition R10 gaming desktop
        • Ryzen 9 5950X branch prediction
        • Nvidia GeForce RTX 3090 GPU
        • Aurora subsystems
    • Warehouse-scale computing architecture
      • WSC hardware
      • Rack-based servers
      • Hardware fault management
      • Electrical power consumption
      • The WSC as a multilevel information cache
      • Deploying a cloud application
    • Neural networks and machine learning architectures
      • Intel Nervana neural network processor
    • Summary
    • Exercises
  • Chapter 14: Cybersecurity and Confidential Computing Architectures
    • Technical requirements
    • Cybersecurity threats
      • Cybersecurity threat categories
      • Cyberattack techniques
      • Types of malware
      • Post-exploitation actions
    • Features of secure hardware
      • Identify what needs to be protected
      • Anticipate all types of attacks
      • Features of secure system design
        • Secure key storage
        • Encryption of data at rest
        • Encryption of data in transit
        • Cryptographically secure key generation
        • Secure boot procedure
        • Tamper-resistant hardware design
    • Confidential computing
    • Designing for security at the architectural level
      • Avoid security through obscurity
      • Comprehensive secure design
      • The principle of least privilege
      • Zero trust architecture
    • Ensuring security in system and application software
      • Common software weaknesses
        • Buffer overflow
        • Cross-site scripting
        • SQL injection
        • Path traversal
      • Source code security scans
    • Summary
    • Exercises
  • Chapter 15: Blockchain and Bitcoin Mining Architectures
    • Technical requirements
    • Introduction to blockchain and bitcoin
      • The SHA-256 hash algorithm
      • Computing SHA-256
      • Bitcoin core software
    • The bitcoin mining process
      • Bitcoin mining pools
      • Mining with a CPU
      • Mining with a GPU
    • Bitcoin mining computer architectures
      • Mining with FPGAs
      • Mining with ASICs
      • Bitcoin mining economics
    • Alternative types of cryptocurrency
    • Summary
    • Exercises
  • Chapter 16: Self-Driving Vehicle Architectures
    • Technical requirements
    • Overview of self-driving vehicles
      • Driving autonomy levels
    • Safety concerns of self-driving vehicles
    • Hardware and software requirements for self-driving vehicles
      • Sensing vehicle state and the surroundings
        • GPS, speedometer, and inertial sensors
        • Video cameras
        • Radar
        • Lidar
        • Sonar
      • Perceiving the environment
        • Convolutional neural networks
        • Example CNN implementation
        • CNNs in autonomous driving applications
        • Lidar localization
        • Object tracking
      • Decision processing
        • Lane keeping
        • Complying with the rules of the road
        • Avoiding objects
        • Planning the vehicle path
    • Autonomous vehicle computing architecture
      • Tesla HW3 Autopilot
    • Summary
    • Exercises
  • Chapter 17: Quantum Computing and Other Future Directions in Computer Architectures
    • Technical requirements
    • The ongoing evolution of computer architectures
    • Extrapolating from current trends
      • Moore’s law revisited
      • The third dimension
      • Increased device specialization
    • Potentially disruptive technologies
      • Quantum physics
      • Spintronics
      • Quantum computing
      • Quantum code-breaking
      • Adiabatic quantum computation
      • The future of quantum computing
      • Carbon nanotubes
    • Building a future-tolerant skill set
      • Continuous learning
      • College education
      • Conferences and literature
    • Summary
    • Exercises
  • Appendix
    • Answers to Exercises
    • Chapter 1: Introducing Computer Architecture
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
      • Exercise 3
      • Answer
      • Exercise 4
      • Answer
      • Exercise 5
      • Answer
      • Exercise 6
      • Answer
    • Chapter 2: Digital Logic
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
      • Exercise 3
      • Answer
      • Exercise 4
      • Answer
      • Exercise 5
      • Answer
      • Exercise 6
      • Answer
    • Chapter 3: Processor Elements
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
      • Exercise 3
      • Answer
      • Exercise 4
      • Answer
      • Exercise 5
      • Answer
      • Exercise 6
      • Answer
    • Chapter 4: Computer System Components
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
    • Chapter 5: Hardware-Software Interface
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
    • Chapter 6: Specialized Computing Domains
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
      • Exercise 3
      • Answer
    • Chapter 7: Processor and Memory Architectures
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
      • Exercise 3
      • Answer
    • Chapter 8: Performance-Enhancing Techniques
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
      • Exercise 3
      • Answer
    • Chapter 9: Specialized Processor Extensions
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
      • Exercise 3
      • Answer
      • Exercise 4
      • Answer
      • Exercise 5
      • Answer
      • Exercise 6
      • Answer
      • Exercise 7
      • Answer
      • Exercise 8
      • Answer
    • Chapter 10: Modern Processor Architectures and Instruction Sets
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
      • Exercise 3
      • Answer
      • Exercise 4
      • Answer
      • Exercise 5
      • Answer
      • Exercise 6
      • Answer
      • Exercise 7
      • Answer
      • Exercise 8
      • Answer
    • Chapter 11: The RISC-V Architecture and Instruction Set
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
      • Exercise 3
      • Answer
    • Chapter 12: Processor Virtualization
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
      • Exercise 3
      • Answer
    • Chapter 13: Domain-Specific Computer Architectures
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
    • Chapter 14: Cybersecurity and Confidential Computing Architectures
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
      • Exercise 3
      • Answer
    • Chapter 15: Blockchain and Bitcoin Mining Architectures
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
    • Chapter 16: Self-Driving Vehicle Architectures
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
      • Exercise 3
      • Answer
      • Exercise 4
      • Answer
    • Chapter 17: Future Directions in Computer Architectures
      • Exercise 1
      • Answer
      • Exercise 2
      • Answer
      • Exercise 3
      • Answer
      • Exercise 4
      • Answer
  • PacktPage
  • Index
pdf/3274756.pdf

Количество обращений: 1 
За последние 30 дней: 0

Подробная статистика

epub/3274756.epub

Количество обращений: 0 
За последние 30 дней: 0

Подробная статистика